



PUMA68S4000X - 010/012/015/017

Issue 5.1 April 2001


128 K x 32 Static RAM

Description

The PUMA68 range of devices provide a high density surface mount industry standard memory solution which may accommodate various memory technologies including SRAM, EEPROM and Flash. The devices are designed to offer a defined upgrade path and may be user configured as 8, 16 or 32 bits wide.

The PUMA68S4000X is a 128Kx32 SRAM module housed in a 68 Jleaded package which complies with the JEDEC 68 PLCC standard. Access times of 10, 12, 15 and 17ns are available. The 5V device is available to commercial and industrial temperature grade.

Block Diagram



Features

- Access times of 10, 12, 15 and 17ns.
- 5V ± 10%.
- Commercial and Industrial temperature grades
- JEDEC Standard 68 PLCC footprint.
- Industry standard pinout.
- User configurable as 8 / 16 / 32 bits wide.
- Operating Power (10ns-32 Bit) 3.96W (max)
- Low power standby. (TTL) 1.16W (max)
- Completely Static Operation.

Pin Definition

See page 2.

Package Details

Plastic 'J' Leaded JEDEC PLCC
 Max. Dimensions (mm) - 25.27 x 25.27 x 5.08

Pin Functions

Description	Signal
Address Input	A0~A16
Data Input/Output	D0~D31
Chip Select	/CS1~4
Write Enable	/WE
Output Enable	/OE
No Connect	NC
Power	V _{CC}
Ground	V _{SS}

Pin Definition - PUMA68S4000X

Pin	Signal	Pin	Signal
1	V _{CC}	35	V _{CC}
2	NC	36	A13
3	/CS1	37	A12
4	/CS2	38	A11
5	/CS3	39	A10
6	/CS4	40	A9
7	NC	41	A8
8	NC	42	A7
9	D16	43	D0
10	D17	44	D1
11	D18	45	D2
12	D19	46	D3
13	V _{SS}	47	V _{SS}
14	D20	48	D4
15	D21	49	D5
16	D22	50	D6
17	D23	51	D7
18	V _{CC}	52	V _{CC}
19	D24	53	D8
20	D25	54	D9
21	D26	55	D10
22	D27	56	D11
23	V _{SS}	57	V _{SS}
24	D28	58	D12
25	D29	59	D13
26	D30	60	D14
27	D31	61	D15
28	A6	62	A14
29	A5	63	A15
30	A4	64	A16
31	A3	65	/WE
32	A2	66	/OE
33	A1	67	NC
34	A0	68	NC

Absolute Maximum Ratings⁽¹⁾

Parameter	Symbol	Min		Max	Unit
Voltage on any pin relative to V _{SS}	V _T	-0.3	to	+7.0	V
Power Dissipation	P _T			4.0	W
Storage Temperature	T _{STG}	-55	to	+125	°C
DC Output Current	I _{OUT}			20	mA

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

Recommended Operating Conditions

Parameter		Symbol	Min	Typ	Max	Unit	
Supply Voltage		V _{CC}	4.5	5.0	5.5	V	
Input High Voltage		V _{IH}	2.2	-	V _{CC} +0.3	V	
Input Low Voltage		V _{IL} ⁽¹⁾	-0.3	-	0.8	V	
Operating Temperature	(Commercial)	T _A	0	-	70	°C	
	(Industrial)	T _{AI}	-40	-	85	°C	(I Suffix)

Notes : (1) Pulse Width : -3.0V for less than 5ns.

DC Electrical Characteristics

(V_{CC}=5V±10%, T_A=-40°C to 85°C)

Parameter		Symbol	Test Condition	Min	Typ	Max	Unit
Input Leakage Current		I _{LI}	V _{IN} =0V to V _{CC}	-20	-	20	μA
Output Leakage Current		I _{LO}	V _{I/O} =0V to V _{CC}	-20	-	20	μA
Operating Supply Current	32 Bit	I _{CC32}	CS ⁽¹⁾ =V _{IL} , I _{I/O} =0mA, f=f _{MAX}	-	-	750	mA
	16 Bit	I _{CC16}	CS ⁽¹⁾ =V _{IL} , I _{I/O} =0mA, f=f _{MAX}	-	-	490	mA
	8 Bit	I _{CC8}	CS ⁽¹⁾ =V _{IL} , I _{I/O} =0mA, f=f _{MAX}	-	-	370	mA
Standby Supply Current	TTL	I _{SB}	/CS ⁽¹⁾ =V _{IH} , f=f _{MAX} , V _{IN} =V _{IL} OR V _{IH}	-	-	250	mA
Output Voltage Low		V _{OL}	I _{OL} =8.0mA, V _{CC} = Min	-	-	0.4	V
Output Voltage High		V _{OH}	I _{OH} =-4.0mA, V _{CC} = Min	2.4	-	-	V

Notes (1) /CS1~4 inputs operate simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.
 (2) At f=f_{MAX} address and data inputs are cycling at max frequency
 (3) All currents are specified for 10ns

Capacitance

($V_{CC} = 5.0V$, $T_A = 25^\circ C$, $F=1MHz$.)


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Capacitance, (Address, /OE, /WE)	C_{IN1}	$V_{IN}=0V$	-	-	30	pF
Output Capacitance, 8 bit mode (worst case)	$C_{I/O}$	$V_{I/O}=0V$	-	-	38	pF

Note : These Parameters are calculated not measured.

Test Conditions

- Input pulse levels : 0V to 3.0V
- Input rise and fall times : 3ns
- Input and Output timing reference levels : 1.5V
- Output Load : See Load Diagram.
- $V_{CC} = 5V \pm 10\%$
- PUMA module tested in 32 bit mode.

Output Load



Operation Truth Table

/CS1	/CS2	/CS3	/CS4	/OE	/WE	Supply Current	Mode
L	H	H	H	X	L	I_{CC8}	Write D0~D7
H	L	H	H	X	L	I_{CC8}	Write D8~D15
H	H	L	H	X	L	I_{CC8}	Write D16~D23
H	H	H	L	X	L	I_{CC8}	Write D24~D31
L	L	H	H	X	L	I_{CC16}	Write D0~D15
H	H	L	L	X	L	I_{CC16}	Write D16~D31
L	L	L	L	X	L	I_{CC32}	Write D0~D31
L	H	H	H	L	H	I_{CC8}	Read D0~D7
H	L	H	H	L	H	I_{CC8}	Read D8~D15
H	H	L	H	L	H	I_{CC8}	Read D16~D23
H	H	H	L	L	H	I_{CC8}	Read D24~D31
L	L	H	H	L	H	I_{CC16}	Read D0~D15
H	H	L	L	L	H	I_{CC16}	Read D16~D31
L	L	L	L	L	H	I_{CC32}	Read D0~D31
X	X	X	X	H	H	$I_{CC32}/I_{CC16}/I_{CC8}$	D0~D31 High-Z
H	H	H	H	X	X	I_{SB}, I_{SB1}	D0~D31 Standby

Notes : $H=V_{IH}$; $L=V_{IL}$; $X=V_{IH}$ or V_{IL}

Read Cycle

		10		12		15		17		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Read Cycle Time	t_{RC}	10	-	12	-	15	-	17	-	ns
Address Access Time	t_{AA}	-	10	-	12	-	15	-	17	ns
Chip Select Access Time	t_{ACS}	-	10	-	12	-	15	-	17	ns
Output Enable to Output Valid	t_{OE}	-	5	-	6	-	7	-	8	ns
Output Hold From Address Change	t_{OH}	2	-	3	-	3	-	3	-	ns
Chip Selection to Output in Low Z	t_{CLZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Output in Low Z	t_{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	5	0	6	0	8	0	9	ns
Output Disable to Output in High Z	t_{OHZ}	0	4	0	5	0	7	0	8	ns

Write Cycle


		10		12		15		17		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Cycle Time	t_{WC}	10	-	12	-	15	-	17	-	ns
Chip Selection to End of Write	t_{CW}	9	-	10	-	12	-	15	-	ns
Address Valid to End of Write	t_{AW}	9	-	10	-	12	-	15	-	ns
Address Setup Time	t_{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	8	-	9	-	10	-	12	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	0	-	ns
Data to Write Time Overlap	t_{DW}	6	-	7	-	9	-	12	-	ns
Output Active from End of Write	t_{OW}	0	-	0	-	0	-	0	-	ns
Data Hold time from Write Time	t_{DH}	0	-	0	-	0	-	0	-	ns
Write to Output in High Z	t_{WHZ}	-	5	-	6	-	7	-	8	ns



Under Development


Read Cycle 1 ^{3,6,7,9}

(Address Controlled)



Read Cycle 2 ^{3,6,8,9}

(/CS Controlled)




Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on /CS is required to meet I_{SB} specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4 t_{CLZ} and t_{CHZ} are specified with $CL = 5pF$ as in Figure C. Transition is measured $\pm 500mV$ from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 /WE is HIGH for read cycle.
- 7 /CS and /OE are LOW for Read cycle.
- 8 Address valid prior to or coincident with CS transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 /CS or /WE must be HIGH during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.

Write Cycle 1 ^{10,11}

(/WE Controlled)




Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on $\overline{\text{CS}}$ is required to meet I SB specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4 t_{CLZ} and t_{CHZ} are specified with $\text{CL} = 5\text{pF}$ as in Figure C. Transition is measured $\pm 500\text{mV}$ from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 $\overline{\text{WE}}$ is HIGH for read cycle.
- 7 $\overline{\text{CS}}$ and $\overline{\text{OE}}$ are LOW for Read cycle.
- 8 Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 $\overline{\text{CS}}$ or $\overline{\text{WE}}$ must be HIGH during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.

Write Cycle 2 ^{10,11}



(/CS Controlled)



Notes


- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on /CS is required to meet I SB specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4 t_{CLZ} and t_{CHZ} are specified with $CL = 5pF$ as in Figure C. Transition is measured $\pm 500mV$ from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 /WE is HIGH for read cycle.
- 7 /CS and /OE are LOW for Read cycle.
- 8 Address valid prior to or coincident with CS transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 /CS or /WE must be HIGH during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.

PUMA 68 pin JEDEC Surface Mounted PLCC



Ordering Information

PUMA 68S4000XLI - 010



Note :
 Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose.
 Our products are subject to a constant process of development. Data may be changed without notice.
 Products are not authorised for use as critical components in life support devices without the express written approval of a company director.

Visual Inspection Standard

All devices inspected to ANSI/J-STD-001B Class 2 standard

Moisture Sensitivity

Devices are **moisture sensitive**.

Shelf Life in Sealed Bag 12 months at <40°C and <90% relative humidity (RH).

After this bag has been opened, devices that will be subjected to infrared reflow, vapour phase reflow, or equivalent processing (peak package body temp 220°C) **must be** :

A : Mounted within 72 Hours at factory conditions of <30°C/60% RH

OR

B : Stored at <20% RH

If these conditions are not met or indicator card is >20% when read at 23°C +/-5% devices **require baking** as specified below.

If baking is required, devices may be baked for :-

A : 24 hours at 125°C +/-5% for high temperature device containers

OR

B : 192 hours at 40°C +5°C/-0°C and <5% RH for low temperature device containers.

Packaging Standard

Devices packaged in dry nitrogen, JED-STD-020.

Packaged in trays as standard.

Tape and reel available for shipment quantities exceeding 200pcs upon request.

Soldering Recommendations

IR/Convection -	Ramp Rate	6°C/sec max.
	Temp. exceeding 183°C	150 secs. max.
	Peak Temperature	225°C
	Time within 5°C of peak	20 secs max.
	Ramp down	6°C/sec max.
Vapour Phase -	Ramp up rate	6°C/sec max.
	Peak Temperature	215 - 219°C
	Time within 5°C of peak	60 secs max.
	Ramp down	6°C/sec max.

The above conditions must not be exceeded.

Note : The above recommendations are based on standard industry practice. Failure to comply with the above recommendations invalidates product warranty.