Home

ST AN2984 Application note handbook

image

Contents

1. Ti AN2984 YZ Application note Minimizing the SET related effects on the output of a voltage linear regulator June 2010 Introduction This application note deals with the effects of SET single event transient on the RHFL4913A low drop linear regulator After a short description of the phenomenon some solutions for coping with these effects are introduced and discussed The RHFL4913A voltage regulator The RHFL4913A is an adjustable high performance positive voltage regulator with exceptional radiation performance It is tested in accordance with the Mil Std 883E method 1019 6 in ELDRS conditions The device is available in the Flat 16 and the new SMD5C hermetic ceramic package as shown in Figure 1 and the QML V die is specifically designed for space and harsh radiation environments In Figure 2 the internal block diagram is shown Figure 1 RHFL4913A packages FLAT 16 SMD5C 5 connection SMD Doc ID 15690 Rev 1 1 8 www st com AN2984 Figure 2 Internal block diagram NH O Isc O ocw O GND O SHORT CIRCUIT CURRENT SENSE ON OFF external control PASS ELEMENT BANDGAP ERROR y BEE AMPLIFIER DRIVER O Vo THERMAL SHUTDOWN WU mO ADJ CURRENT LIMIT OVERCUR MON i ANTISAT i CS17080 2 8 The RHFL4913A operates with an input supply of up to 12 V To adjust the output volt
2. 470 nF ceramic capacitor in parallel with the former to reduce dynamic ESR With this implementation the ELDO simulated worst transient case shows no more than a 90 mV deviation from the nominal line voltage value Doc ID 15690 Rev 1 3 8 Mitigation technique for SET AN2984 Figure 4 Mitigation technique for SET As we know the characteristics of the voltage transient on the output of a voltage regulator consequent to the transfer of energy related to an ion strike with the silicon is a critical issue in space applications Large undershoot can cause erratic operations in memories and microprocessors while overshoot of an excessive amplitude can lead to the degradation or even the destruction of CMOS devices For example for most FPGA the recommended operating voltage is 1 5 V with 1 6 V the maximum limit in some applications it is restricted to 1 575 V to maintain a further safety margin The latter applies to both static and dynamic operating conditions The recommendations in this application note are based on the outcomes of an experimental analysis conducted at Texas A amp M University Cyclotron Single Event Effects Test facility on device behavior in a heavy ion environment For more information please refer to SEE test report V3 0 Heavy lon SEE test of RHFL4913A from STMicroelectronics with SET mitigation circuitry issued by NASA on November 18th 2006 During these experiments the configurations i
3. ST products with provisions different from the statements and or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever any liability of ST ST and the ST logo are trademarks or registered trademarks of ST in various countries Information in this document supersedes and replaces all information previously supplied The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners 2010 STMicroelectronics All rights reserved STMicroelectronics group of companies Australia Belgium Brazil Canada China Czech Republic Finland France Germany Hong Kong India Israel Italy Japan Malaysia Malta Morocco Philippines Singapore Spain Sweden Switzerland United Kingdom United States of America www st com 8 8 Doc ID 15690 Rev 1 ky
4. capacitors or others rated for high speed applications b ESL can be reduced using an array of parallel capacitors c GND implement star bus topology or a plane d Cy as close to Viy GND pads as possible e A10nF cap between OUT and ADJ runs as an effective noise filter and improves stability it is essential in remote sensing configuration In conclusion most SETs can be mitigated by means of external components input and output resistors output series Schottky diodes and RC filters resulting in greatly reduced SET sensitivity and remaining SETs with small amplitude below 200 mV and short duration lt 20 ns 6 8 Doc ID 15690 Rev 1 ky AN2984 Revision history 2 Table 1 Revision history Document revision history Date Revision 23 Jun 2010 1 Initial release Changes Doc ID 15690 Rev 1 7 8 AN2984 Please Read Carefully Information in this document is provided solely in connection with ST products STMicroelectronics NV and its subsidiaries ST reserve the right to make changes corrections modifications or improvements to this document and the products and services described herein at any time without notice All ST products are sold pursuant to ST s terms and conditions of sale Purchasers are solely responsible for the choice selection and use of the ST products and services described herein and ST assumes no liability whatsoever relating
5. to the choice selection or use of the ST products and services described herein No license express or implied by estoppel or otherwise to any intellectual property rights is granted under this document If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein UNLESS OTHERWISE SET FORTH IN ST S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY FITNESS FOR A PARTICULAR PURPOSE AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION OR INFRINGEMENT OF ANY PATENT COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE ST PRODUCTS ARE NOT RECOMMENDED AUTHORIZED OR WARRANTED FOR USE IN MILITARY AIR CRAFT SPACE LIFE SAVING OR LIFE SUSTAINING APPLICATIONS NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY DEATH OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ST PRODUCTS WHICH ARE NOT SPECIFIED AS AUTOMOTIVE GRADE MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER S OWN RISK Resale of
6. age the R2 resistor must be connected between the Vo and ADJ pins The R1 resistor must be connected between the ADJ and ground Resistor values can be derived from the following formula Vo Vapu R1 R2 R1 The Vapy is 1 23 V controlled by the internal temperature compensated band gap block The minimum output voltage is therefore 1 22 V and the minimum input voltage is 3 V The adjustable RHFL4913A is functional as soon as the V Vo voltage difference is slightly above the power element saturation voltage The ADJ pin to ground resistor value must not be greater than 10 kQ in order to keep the output feedback error below 0 2 A minimum of 0 5 mA Ig must be set to ensure perfect no load regulation It is advisable to dissipate this current into the divider bridge resistor All available V pins as well as all available Vo pins should always be externally interconnected otherwise the stability and reliability of the device cannot be guaranteed The inhibit function switches off the output current electronically and therefore very quickly According to Lenz s Law external circuitry reacts with Ldi dt terms which can be of high amplitude where a serial coil inductance exists Large transient voltage would develop on both device terminals It is advisable to protect the device with Schottky diodes to prevent negative voltage excursions In the worst case a 14 V Zener diode can protect the device input The device has been designed for
7. eases the max Voyr excursion 5 The short duration pulses are mostly dependent on the ESL of the capacitors used and also dependent on the stray inductances Therefore they cannot be suppressed by simply increasing the cap value The only way to minimize them is with an action at board level 6 Inthe scheme of Figure 4 all long duration pulses can be suppressed by adding a capacitor of at least 60 UF before the filter Even the SET cross section is limited at least for LET up to 53 Mev cm mg as shown in Figure 6 ky Doc ID 15690 Rev 1 5 8 Mitigation technique for SET AN2984 Figure 6 SET cross section vs LET diagram RHFL4913A filter and other SET mitigation 1 00E 03 d 1 00E 04 D4 v 3 x T g a a 1 00 05 z c 3 B amp 3 SN1 300mA load Y 1 00E 06 SN2 300mA load 9 x SN2 300mA load 60 690 uF o SN1 300mA load 60 uF O SN1 600mA load ke 7 SN2 600mA load a 1 00E 0 SN1 600ma load 60 uF E SN1 no load n E SN2 no load SN1 no load 5V 1 00E 08 T T T T T Tr Sti meteactocefeqdteck _ 0 10 20 30 40 50 60 70 80 90 Eff LET MeVcm mg As can be seen the best solution recommended in critical applications is the one given in Figure 4 with an additional capacitor of at least 60 uF connected before the RC filter Finally some additional recommendations in order to minimize the output voltage glitches a Use low ESR lt 30 mQ low ESL 10 20 nH ceramic
8. he hpg of the internal PNP series power element routed through the parasitic series line RW2 resistor To compensate for this parasitic voltage an RW1 resistor can be introduced to provide the necessary compensating voltage signal to the ADJ pin as shown in Figure 3 Figure 3 Application schematic for remote load operation Vor Voz PSENSE v DUT n2 Input ADJ m Co mem REMOTE LOAD S u C GND PPly R1 RW1 RW2 S 17090 In the case of an FPGA power supply as these devices are very sensitive to VDD transients beyond a small percentage of their nominal supply voltage usually 1 5 V special attention must be taken to mitigate possible heavy ion disturbances The worst case heavy ion effect can be summarized as the following the RHFL4913A internal control loop being cut opened or short circuited for a sub microsecond duration During such an event the RHFL4913A die power element can either provide excessive current or current supply stoppage to the output Voyr for a duration of about one microsecond after which time the voltage regulator smoothly recovers to nominal operation To mitigate these transients it is recommended to firstly implement the PCB layout using the following notes Minimizing series parallel parasitic inductances of the PC path e Using a low ESR 47 pF tantalum Voyr filtering capacitor with a
9. high stability and low dropout operation Therefore tantalum input and output capacitors with a minimum 1 uF are mandatory The ESR capacitor range is from 0 01 Q to over 20 Q This range is useful when ESR increases at a low temperature When large transient currents are expected larger value capacitors are necessary In the case of high current operation with short circuit events expected caution must be exercised with regard to capacitors They must be connected as close as possible Doc ID 15690 Rev 1 ky AN2984 to the device terminals As some tantalum capacitors may permanently fail when subjected to high charge up surge currents it is recommended to decouple them with 470 nF polyester capacitors As the RHFL4913A adjustable voltage regulator is manufactured with very high speed bipolar technology 6 GHz fy transistors the PCB layout must be designed with exceptional care with very low inductance and low mutually coupling lines Otherwise high frequency parasitic signals may be picked up by the device resulting in system self oscillation The benefit is an SVR performance extended to far higher frequencies In order to replace a standard 3 terminal industry device fixed voltage versions are available A separate Kelvin voltage sensing line provides the ADJ pin with exact load high potential information But variable remote load current consumption induces variable Iq current lq is roughly the lour current divided by t
10. llustrated in Figure 4 and Figure 5 were found capable of reducing the SET transient s characteristics on the voltage regulator output at a level acceptable for most critical applications e g FPGA supply Baseline bias configuration with remote feedback Vi Vo RHFL4913A AM07811v1 4 8 Doc ID 15690 Rev 1 ky AN2984 Mitigation technique for SET Figure 5 Local feedback configuration RHFL4913A Cor 220pF AM07812v1 Each of the two options has its own advantages and drawbacks In the scheme shown in Figure 4 as the R resistor is located between the voltage regulation output and the output voltage setting resistors the regulation especially with the load is expected to be much better and thus the output voltage more precise compared to the second option the latter option should have superior SET immunity For both configurations the characteristics of the transients can be summarized as follows 1 In many of the SETs observed both short lt 100 nsec and long duration max 2 sec pulses are present 2 SET cross section increases with the LET as expected 3 SETs associated to the highest LET are those with the longest transients provided the other conditions are the same 4 Irrespective of the LET at a fixed Viy 3 3 V the max Voyt deviation measured is lt 140 mV using high quality low ESR low ESL capacitors i e ceramic or tantalum higher Vij Vout dropout incr

Download Pdf Manuals

image

Related Search

ST AN2984 Application note handbook application note an-ss1

Related Contents

                Nokia 2320 USER GUIDE    

Copyright © All rights reserved.
DMCA: DMCA_mwitty#outlook.com.